To help with IPC, the memory controller should support transactions. Since all CPUs must use the same memory controller in order to use the same RAM, this is analogous to a DBS supporting transactions that multiple clients may simultaneously connect to. By supporting it in hardware at the point where memory updating is done linearly anyway, you could eliminate the convolutions and dilemmas of trying to eliminate race conditions in software, which must run on one or more parallel processing units.